FPGA Design Top Level